We report on a concept of an optical transmission system with a baud rate of 2.488Gbit/s that is based on the SDHstandard and complies with the severe requirements of High-Energy Physics-experiments.
Introduction
The trend towards growing spatial resolutions in HighEnergy Physics-experiments (HEP) has led to a number of up to 10 million analog detector channels, which have to be read out [ 1, 2] . To cope with these large amounts of data the optical data transmission is applied more and more often. In comparison to electrical transmission, an evident reduction of volume and mass of the system components can be achieved. The absorption of radiation can be reduced by almost one order of magnitude. In addition, conventional, tight-packaged cable links have proved to be less reliable and less convenient in their handling. The optical transmission itself is characterized by lowest loss, lowest crosstalk and the smallest sensitivity against external influences.
During the last few years several concepts of optical transmission have been realized that use both the digital and analog transfer mode of optical transmission [ 1, . The analog signal transmission is associated with a higher error rate due to a high sensitivity against level shifts of the optical signal and nonlinearities. These effects are mainly caused by changes of the operating temperature or radiation-induced damages of the transmitting devices. According to lower realizable sampling rates of analog transmission systems, only a smaller number of detector channels can be read out via one optical fiber [1. 6, 7] . Low throughput capacities can lead to an extremely large number of up to 120 000 modules, which are necessary to read out all detector channels of todays HEP-experiments [ 1, 6] . In correspondance the digital transfer mode is the most suitable form of transmission, in which the noise margin guarantees a high immunity against level shifts and high throughput capacities enable short readout times and large numbers of handled analog channels.
In this work a concept of an optical transmission system with a baud rate of 2.488 Gbit/s is presented, which is based on the Synchronous Digital Hierarchy (SDH) standard [8] . The input channel number can be adjusted to the demands of a user-specific front-end electronic. In a suggested form of implementation more than 30000 analog channels can be read out via one optical fiber, associated with the lowest readout time per analog channel in comparison to other transmission concepts. The suitability of the concept for applications between a front-end electronic close to a detector system and the external electronic will be shown. The low attenuation of todays optical fibers of about 0.2 dB/km also enables transmission distances of several kilometers. In the following Section 2 the basic characteristics of the proposed concept are explained with respect to the SDH-standard and including comparisons with other concepts. In Section 3 possible forms of realization are discussed including estimations of the area requirement and power dissipation. 
System concept

Basic structure
The proposed transmission concept is based on the SDHstandard, which offers a maximum of flexibility concerning the adaption of the system to a user-specific application. The SDH is together with the Synchronous Optical Network (SONET) the first international standard for synchronous transmission systems and networks and has developed to the predominant standard of transmission also beyond the area of telecommunications (BISDN, ATM [9] ). The high acceptance of the SDH-standard in industry has led to a large market of single SDH-based components which ensures a high independence of a single vendor. The ability of SDHbased networks to transport asynchronous data, for example of ATM-channels, ensures a high importance of these networks in the future. This demonstrates the high efficiency, flexibility and after all the lower cost, which can be achieved by an introduction of SDH-based optical links in the near future.
The SDH-standard has already been defined in 1989 by the International Telecommunication Union (ITU) [8] . Data, which is provided at the input ports of the transmission system, is arranged in packets, to which control bits are added for control and administration purposes (OAM). These control bits form the so-called Section Overhead (SOH). Its content is used to synchronize the receiver to the transmitter (control function) as well as for monitoring transmission errors by parity generation (administration functions). Both the data and control bits of a packet form a basic frame (Synchronous Transport Module, STM-1). The ratio of the control bits to the entire frame is set to f The frame building and synchronization process takes place independently of the input data and its format. This results in a good suitability for applications, in which data packets of varying repetition rates have to be transmitted. Higher transmission rates can be realized by time-domain multiplexing steps. By this 16 STM-1 frames can be combined to a single STM-16 frame with a data rate of 2.488 Gbit/s.
The results of industrial research groups show a steady improvement of the performance of optoelectronic devices. Array-based multichannel modules will be also of growing interest in the near future. High throughputs of up to 3.5 Gbit/s per channel [IO] , high total throughputs and high Component bit-error rates as low as lo-" [ 141 have been demonstrated as well as minimum and maximum operating temperatures of -40°C and 100°C [11, 12] , respectively. Fig. 1 shows the core of the proposed transmission system, which is formed by the transmitter TX and the receiver Rx. The TX input port and the Rx output port contain 12 parallel and synchronous data inputs and outputs, respectively. Incoming data is organized in packets according to the SDH-standard and is transmitted with a data rate of 2.488Gbit/s over a serial, optical transmission line. Inside the receiver the serial data is reconverted into the original 12 bit wide, parallel data channels. Afterwards a transmission protocol is generated, which contains for example information about transmission errors. An efficient coding process offers the possibility to use a selectable number of the 12 parallel and synchronous input channels. A multiplexing stage in front of the input port allows an adaption of the application-specific inputdata rate and the number of input channels to STM-1 Further on it is possible to use only every nth interface clock-period to write data into the transmitter, which reduces the data rate in integer steps. This corresponds to the STM-1 -Adaption in Fig. 1 . On the receiver side a conversion of the transmitted data into PCI-format (Peripheral Component Interconnect) is suggested (PCI-Adaption). The PCI-bus, which has evolved into a standard industrial data bus, handles in future expansions data throughputs of up to 528 Mbytes/s (64 bit wide, 66 MHz clock rate) [I 51 . It enables a high speed, standard data interface between the receiver, which can be realized as a PC1 Mezzanine Card (PMC), and a VME-motherboard for a fast storage or digital processing of the transmitted data.
To synchronize the transmission system to a front-end electronic the transmitter provides a defined interface clock of 150.336MHz (master function), which is generated by a quarz oscillator. The receiver recovers the transmission clock out of the serial data stream and works correspondingly as a slave and synchronously to the transmitter. The clock signal RxCLK can be used for a further clock-synchronous controlling (CLK & Cntrl), e.g. for the front-end electronic. It should be mentioned that the source clock for the transmitter can also be provided externally.
Applications in HEP-experiments
In HEP-experiments high demands are made on shortdistance transmission systems for a use close to the detector. The most important requirements are small readout time, low power dissipation as well as a high reliability and lifetime (e.g. 1161) which will be discussed in the following. To estimate the achievable readout time we assume modules containing five integrated circuits (ICs), which handle 128 analog detector channels each. This is a typical configuration for todays HEP-experiments (e.g. [3] ). As shown in Fig. 2 (a) these 5 front-end chips can be connected in a way that the 640 analog channels of one module are read out sequentially. The analog signals of each module are digitized by an A/D-converter and converted into a serial digital bit stream using a shift register. In this suggested form of implementation twelve multiplexers (4: 1 MUX) form the A propagation delay of about 28 ps, which results from a run-time through the transmission system, has to be added to the calculated readout time. The corresponding values of the other concepts of Table 1 have not been considered.
The reliability of an optical data transfer is characterized by the systems Bit Error Rate (BER). Typical values of about lo-l4 can be achieved for todays sys- Table 1 summarizes the characteristics of the proposed concept for the implementation shown in Fig. 2 (a) in comparison to already realized transmission systems in HEP-experiments.
The readout capacity of 30720 analog channels per optical fiber is an improvement by a factor of about 10 compared to CDF. The readout capacity can be further enhanced by integer multiples of 30 720, if the data of several transmitter modules is transmitted via the same optical fiber, using the wavelength-division multiplexing technique [19] . The readout time per analog channel, presented in Table 1 , describes the achievable performance of a transmission concept. It is calculated from the quotient of readout time (232 ks for the proposed concept) and the number of analog channels, which are read out via one optical fiber (30720 for this concept). The best value of 7.6ns for a 12-bit resolution can be achieved with the proposed concept, which is an improvement by a factor of about 2.5 compared to the concept of CDF, using an 8-bit resolution. A considerably lower power dissipation per analog channel can be realized in comparison to the other concepts, which use the digital transfer mode at lower data rates. Regarding the power dissipation the complete transmitter has been taken into account, but it has to be kept in mind that in the concepts of CDF, CMS/RD23 and the proposed concept only a part of the total power is dissipated close to the detector. This value and the achievable data rate of our concept is explained in detail in the following chapter. 
Realization
Functional blocks (descrambling).
Finally, the control bits of the frames are evaluated, a transmission protocol is generated and the data is given out in its origin form together with the transmission protocol to a back-end electronic (Ouput FIFO). Fig. 3 explains the subdivision of the transmitter and re-STM-I buildirlg block: As shown in Fig. 4 an adaption ceiver stages into three functional blocks each. Inside the of the data to the STM-l-frame format takes place at each STM-1 frame Building block of the transmitter the data is of the 12 data inputs. In order to insert the SOH-Bytes of converted into 12 parallel STM-1 frames. Subsequent to the a STM-I frame to a continuous bitstream, a dynamic input scrambling process (line coding), which also expands the FIFO is used, consisting of the hvo shift registers SRI and 12 parallel data channels into 16 channels, the parallel data X2. The data, which is provided at one of the I2 data inputs, is serialized in a two-stage multiplex-process and transmitis written with a data rate of 150.336Mbit/s into the SRI. ted via one optical transmission line to the receiver. At the Once the SRI is filled, its content is written in a parallel way receiver side (Fig. 3(b) ) the data is demultiplexed and a syninto the SR2. At the same time the 9 SOH-Bytes are written chronization to the transmitter reference clock takes place.
out of the SOH-register (SOH-R) into a third shift register Afterwards the data of 16 data channels is decoded and con-SR3. Now a complete column of a STM-I frame is stored verted into the original form of 12 parallel data channels in the SR2 and SR3. The readout of the last-mentioned shift registers is carried out with the slightly higher STM-1 data rate of 155.52 Mbit/s. By this the SOH-Bytes can be inserted into the continous bitstream at the input port. The parity generation is realized by the shift registers SR4 and SR5 by a modulo-2 addition previous and subsequent to the coding process, respectively [8] . The first 9 SOH-Bytes (Al, A2 and Cl, 3 times each) of a frame, which are used for the synchronization of the transmission system, have to be transmitted without coding. Therefore they are provided in front of the multiplexing stage via a selector (Sel) by a static memory (ROM).
Control unit: The tasks of the control unit are mainly to control the data handling between the functional blocks inside the transmitter and receiver. If no data is provided at the input port. the synchronization of the transmission system is maintained by a continous generation of frames. In this case, the data section is filled by the control unit with data of no specific contents (Idle Cells). A Phase-Locked Loop (PLL) inside the TX Controller Block is used to synchronize the transmitter stage to an externally generated 155.52 MHz reference clock, as well as for a synthesis of a 150.336 MHz clock signal of the first shift register stage SRI and all related clocks of the transmitter and receiver stages.
Scrambler:
The scrambler is used to generate a binary data stream on the serial transmission line with a maximum of clock information. That means that the number of consecutive data bits with the same logic state has to be as small as possible and independent on the input data format. Longer bit sequences without a transition (NRZ-data pattern) complicate the clock and data recovery at the receiver side and can lead to a loss of synchronization.
Unstable sampling rates also cause varying duty cycles and operating temperatures of the driven laser diode. So the efficiency of the scrambler directly influences the BER of a transmission system and has to be considered as a key component. A scrambler can principally be placed into the serial or the parallel data stream. A serial implementation is at data rates of a few Gbit/s associated with an obviously higher power dissipation and component cost. For this concept a parallel implementation offers a reduced clock rate of 155.52 MHz for the scrambler components, which enables a reduced power dissipation at the same time [20] . A novel parallel scrambler has been developed, which generates 4-baud words out of 3-bit input-sequences as shown in Table 2 . Table 2 shows all valid 4-baud words, which can be generated by the 23 input combinations. Eight 4-baud words remain as invalid words, because no corresponding 3-bit word exists. If a 4-baud word of Table 2 is altered during the transmission by noise or jitter into an invalid baud word, this transmission error will be detected at the receiver and written into the transmission protocol. Besides this error detection some of the 4-baud words can be used as idle or synchronization cells. The effective data rate results finally in 1.804 Gbit/s, as shown in Fig. 5 .
The baud rate of 2.488 Gbit/s on the serial, optical transmission line is reduced by the STM-I Frame Building Time , Process (3.3%) and the 3b/4b-coding (24.2%). This coding scheme guarantees that a maximum of only 4 consecutive data bits of the same logic state are transmitted over the optical transmission line. Fig. 6 presents the results of logic simulations of the 3b/4b-coding characteristics for all possible 212-input combinations (four parallel 3b/4b-coders) in comparison to the FDDI-coding scheme. In contrast to the FDDI coding [21] the same number of logic high and low states is generated for all possible adjacent bit sequences. From Fig. 6 can also be seen that more than 87% of the possible input combinations show not more than two consecutive data bits of the same logic state. The reciprocal maximum value results in the so-called minimum transition density of 0.25, which is compared to other standard coding schemes in the table of Fig. 6 . Using CMI or Manchester coding, an ideal transition density of 1 can be achieved, though at the cost of a very low effective data rate. Commercially available modules of Motorola and Hewlett Packard [22] include a smaller reduction of the effective data rate, but generate at the same time bit streams of a considerable lower transition density, as it is for the ITU-coding scheme. The parallel implementation of the FDDI-coding scheme offers the same high transition density but is in comparison to the 3b/4b-coding scheme associated with a higher complexity and power dissipation. The disparity, which is the characteristic value for the DC balance of a transmitted bit sequence, was estimated for both coding schemes for a finite quantity of pseudo-random input data. The use of the parallel 3b/4b-coding scheme leads to a disparity of about 200, which is also slightly better than for the FDDI-coding scheme. A low disparity is especially important for the most popular AC-coupled receiver circuits and is not taken into account of the mentioned commercial module of Motorola.
The choice of the 4-baud words of the 3b/4b-coding scheme ensures that in average the same number of logic ones and logic zeros are transmitted, by which a nearly constant average value of the transmitted bit sequence is guaranteed. Synchronization:
The synchronization of the receiver is built up in two stages, the bit and frame synchronization. The bit synchronization is established inside the receiver by extracting the clock out of the incoming bit stream and a subsequent clock and data recovery. This is enabled by a commercial component [23] , which synchronizes an internal PLL to the extracted clock. The duration of the synchronization process depends on the transition density in the bit stream. In a following frame synchronization the receiver is synchronized to the arriving STM-frames. The frame synchronization is implemented in a parallel way next to the 1 : 16-demultiplexing stage (cf. Fig. 3) . At first the original order of the data channels has to be reproduced. That means that the 16 data channels next to the demultiplexing stage of the receiver must have the same order as before the multiplexing stage of the transmitter. For this purpose the incoming data is searched for the so-called frame-start pattern, the bytes Al and A2, which are positioned in the first column of the SOH of each frame. If Al does not arrive in the correct order, the 16 data channels are rotated by a certain number of positions, until the same order as at the transmitter is reproduced. All following data is rotated inside the frame synchronizer (cf. Fig. 3 ) as often as it had been necessary to reproduce the correct order of the data channels. The transition in the bit stream from the last incoming byte Al to the first incoming byte A2 defines the beginning of the data section and the position of the SOH in the arriving STM-frame for the receiver electronic.
Systefn integration
The interface to the transmission system has to be adapted according to the requirements of a front-end electronic. As we described in Section 2.2 a form of realization is explained here exemplary, including twelve 4 : I-multiplexers at the data inputs of the transmission module. Due to the moderate data rate of about 38 Mbit/s at the 48 inputs of these multiplexers, the data transmission between the front-end electronic and the transmitter can be realized optically or electrically. For this concept an optical transmission is prefered in order to use the typical advantages of optical transmission like galvanic separation and low sensibility against external influences. An optical implementation results in a power of 470 uW per analog channel dissipated close to the front-end electronics, which is mainly caused by high threshold currents of commercial laser diodes of about 10 mA.
The transmitter module mainly contains the 48 receiver circuits of the transmission systems from the front end, the transmitter logic (cf. Fig. 3 ), a 4 : l-multiplexer with laser driver circuit (LDD) [23] and a laser diode for the STM-16 data rate. The receiver circuits consist of a PIN diode and a preamplifier each. All components of the transmitter will be placed on a single board. Most of the transmitter logic will be realized in the form of a MCM (Multi Chip Module).
In comparison to the use of single, housed components, the needed area can be reduced considerably and the reliability can be improved because of smaller propagation delays between the components. A survey of the area and power requirements of the transmitter components is presented in Table 3 . In the first part, the essential components of the transmitter logic, which could be integrated in a MCM, are considered. The use of a 0.8 urn CMOS process for the realization of the Tx-Controller results in an IC with an area of 6.3 x 6.3 mm2, an I/O-number of about 1 IO and a power dissipation of 5.5 W. By a transfer to a 0.6 urn CMOS process and a supply voltage of 3.3 V instead of 5 V, a reduction of the power dissipation by a factor of 2 can be achieved.
The 4 : 1 multiplexer is realized in a 0.8 pm BiCMOS process, because of the higher data rate of 622Mbit/s. In this form the power dissipation per analog channel results for the entire transmitter in 820 uW (cf. Table 1, Table 3 ). The transmitter board will have an area of about 11 x 13 cm2. The area requirement however can be further reduced using receiver circuits in the form of arrays, for example placed on a silicon waferboard with V-grooves for a fiber-to-PINdiode coupling [24, 25] . By this the area requirements of the transmitter board could be further reduced by a factor of about 2. At the receiver side of the transmission system it is necessary to evaluate the transmitted data as fast as possible. In correspondence the receiver can be realized on a double PMC-board with a size of 15 x 15 cm'. The PCI-bus represents in its first, already commercially available expansion with a throughput of up to 264 Mbyte/s (64 bit parallel, up to 33 MHz each) a fast output interface of the transmission system [15] . The use of a PCI-bus additionally offers the possibility to adapt the transmitted data by commercial components to ATM-format, which enables the use of the high flexibility of ATM [26] .
Conclusions
We have proposed a concept of an optical transmission system, which is based on the SDH-standard and transmits data with a baud rate of 2.488 Gbit/s. 12 parallel data channels form the interface to the transmission system. A high flexibility of the interfaces offers the possibility to adapt the number and data rate of the 12 data channels to a userspecific front-end and back-end electronic, respectively. The efficiency of the developed 3b/4b-coding scheme allows data of any format to be provided at the data inputs of the transmitter. The achievable characteristics of the transmission system have been discussed with respect to the severe requirements towards readout systems in HEP-experiments. A detailed comparison with already realized transmission systems in HEP-experiments shows an improvement concerning reliability, transmission capacity and development towards higher transmission capacities. The best readout time per analog detector channel of 7.6ns can be achieved. In an exemplary described form of realization, using twelve 4 : I-multiplexers at the input port of the transmitter, the high number of 30720 analog detector channels can be handled, resulting in the short readout time of about 232 us. In a conventional form of realization the area requirement of the transmitter module results in 11 x 13 cm', which can be reduced by a factor of 2, when components in array form are used.
